

means for multiplexing output data of each of the image encoding means and the information encoding means; and statistical multiplex control means for setting a code rate for the information encoding means, the code rate representing an amount of codes to be outputted per unit time, acquiring an encoding difficulty level which indicates a level of difficulty in encoding for each program data, and assigning code rates to each of the image encoding means on the basis of the code rate for the information encoding means and the encoding.

A statistical multiplex controller according to the present invention is a statistical multiplex controller for controlling each of the image encoding means and the information encoding means, and for use in the statistical multiplex system which is provided with a plurality of image encoding means for encoding a plurality of program data, each of which includes image data, and outputting the resultant; at least one information encoding means for encoding auxiliary data other than the program data and outputting the resultant; and multiplex means for multiplexing output data of each of the image encoding means and the information encoding means, the statistical multiplex controller comprising; means for setting a code rate for the information encoding means, the code rate representing an amount of codes to be outputted per unit time; means for acquiring an encoding difficulty level which indicates a level of difficulty in encoding for each program data; and means for assigning code rates to each of the image encoding means on the basis of the code rate for the information encoding means and the encoding difficulty level.

A method of statistical multiplex according to the present invention is a method of statistical multiplex for controlling each of the image encoding means and the information encoding means, and for use in the statistical multiplex system which is provided with: a plurality of image encoding means for encoding a plurality of program data, each of which includes image data, and outputting the resultant; at least one information encoding means for encoding auxiliary data other than the program data, and outputting the resultant; and multiplex means for multiplexing output data of each of the image encoding means and the information encoding means, the method comprising steps of: setting a code rate for the information encoding means, the code rate representing an amount of codes to be outputted per unit time; acquiring an encoding difficulty level which indicates a level of difficulty in encoding for each program data; and assigning code rates to each of the image encoding means on the basis of the code rate for the information encoding means and the encoding difficulty level.

In the statistical multiplex system, the statistical multiplex controller and the method of statistical multiplex according to the present invention, first of all, priority is given to setting the code rate for the information encoding means, and the code rates to be assigned to each of the image encoding means is set on the basis of the said code rate.

Other and further objects, features and advantages of the invention will appear more fully from the following description.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a diagram showing general assigned code rates in the case where bit rates are fixed;

Fig. 2 is a diagram showing general assigned code rates under a statistical multiplexing control;

Fig. 3 is a diagram showing general assigned code rates under the statistical multiplexing control;

Fig. 4 is a block diagram showing a schematic structure of a statistical multiplex system including a statistical multiplex controller according to an embodiment of the present invention;

Fig. 5 is a block diagram showing a structure of the hardware of the statistical multiplex controller in the statistical multiplex system shown in Fig. 4;

Fig. 6 is a block diagram showing an example of a schematic structure of an information encoder in the statistical multiplex system shown in Fig. 4;

Fig. 7 is a block diagram showing an example of a schematic structure of an image encoder in the statistical multiplex system shown in Fig. 4;

Fig. 8 is a chart showing an example of assigned bit rates in the statistical multiplex controller shown in Fig. 4;

Fig. 9 is a flow chart showing the processing which is carried out by a data transmission commander;

Fig. 10 is a flow chart showing the processing which is carried out

by the statistical multiplex controller; and

Fig. 11 is a block diagram showing another example of a structure of the statistical multiplex system.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Below, an embodiment of the present invention will be described in detail with reference to the drawings.

Fig. 4 is a block diagram showing an example of a structure of a statistical multiplex system according to an embodiment of the present invention. The statistical multiplex system 1 is provided with image encoders $2i$ as a plurality of image encoding means to compressively encode programs S_i (i is an integer not smaller than 1) as program data, an information encoder 4 as the information encoding means to encode information S_d other than the programs, a multiplexing apparatus 6 for multiplexing output data of each of the image encoders $2i$ and the information encoder 4 to output the multiplexed data to a transmission channel. Furthermore, the statistical multiplex system 1 is provided with a statistical multiplex controller 5 to control each of the image encoders $2i$ and the information encoder 4 by assigning bit rates (code rates) to each of the image encoders $2i$ and the information encoder 4 as a quantity of codes to be outputted per unit time.

To the image encoders $2i$, the programs S_i are inputted, each of which includes image data. The image encoders $2i$ are set to compressively encode the programs S_i and output the encoded to the multiplexing

apparatus 6 as encoded image signals St_i . Each of the image encoders 2_i is set to be able to change, frame by frame, the bit rates R_i as a quantity of codes of the encoded image signals St_i to be outputted per unit time. Furthermore, the image encoders 2_i are set to calculate encoding difficulties Di (that is, rates of required amount of data for maintaining the equal image quality) of the inputted programs Si and to send the encoding difficulties Di to the statistical multiplex controller 5.

To the information encoder 4, auxiliary data Sd that includes the EPG and the Internet information is inputted, which is not synchronized with the programs Si . The information encoder 4 is set to encode the auxiliary data Sd and output the encoded to the multiplexing apparatus 6 as an encoded information signal Std . Moreover, the information encoder 4 is set to calculate a target value P of the bit rate of the encoded information signal Std to output on its own, in accordance with an amount of information of the auxiliary data Sd , on the auxiliary data Sd being inputted, and to send the target value P to a data transmission commander 65, which will be described later.

A multiplexing apparatus 6 is provided with FIFO (first-in, first-out) memories 60_i for image that delay the encoded image signals St_i outputted from each of the image encoders 2_i by a predetermined time interval so as to output each signal in the order of inputting, and an FIFO memory 61 for information that delays the encoded information signal Std outputted from the information encoder 4 by a predetermined time interval so as to output the signal in the order of inputting. Furthermore, the

multiplexing apparatus 6 is provided with a multiplexer 62 as multiplexing means for multiplexing the encoded image signals St_i and the encoded information signal Std that are outputted from the FIFO memories 60i for image and the FIFO memory 61 for information. The multiplexer 62 is set to watch sequentially whether data are maintained in the FIFO memories 60i for image and the FIFO memory 61 for information or not, so as to immediately draw out all data as soon as it is recognized that data are maintained in any memory. Moreover, the FIFO memory 61 for information is set to transmit, to the data transmission commander 65, information (hereinafter, referred to as data remaining condition F) about space taken up by data in all its storing capacity.

The multiplexing apparatus 6 is further provided with the data transmission commander 65 for controlling output of the information encoder 4. The data transmission commander 65 receives the target value P of the bit rate transmitted from the information encoder 4, and further receives the data remaining condition F transmitted from the FIFO memory 61 for information. The data transmission commander 65, furthermore, on the basis of the target value P of the bit rate and the data remaining condition F, is set to determine the bit rate R_d of the encoded information signal Std to be outputted by the information encoder 4, so as to transmit the bit rate R_d to the information encoder 4.

Incidentally, the reason why the data transmission commander 65 is set to control the output of the information encoder 4 is as follows. That is, there is a possibility that following data are inputted from the

information encoder 4 while data still remain in the FIFO memory 61 for information (that is, before the FIFO memory 61 for information becomes "empty"), even though the data inputted to the FIFO memory 61 for information are, as a general rule, drawn out immediately and entirely by the multiplexer 62. Such being the case, the data transmission commander 65 is set to determine the bit rate R_d to be assigned to the information encoder 4 on the basis of the target value P of the bit rate transmitted from the information encoder 4 and the data remaining condition F of the FIFO memory 61 for information, in order not to cause overflow at the FIFO memory 61 for information and in order for the bit rate of the output data from the multiplexer 62 not to exceed the transmitting capacity.

Fig. 5 is a block diagram showing an example of a schematic structure of the statistical multiplex controller 5 shown in Fig. 4. The statistical multiplex controller 5 is provided with CPU (Central Processing Unit) 51, FROM (flash electrically erasable programmable read only memory) 52, DRAM (dynamic random access memory) 53, and a bus 55 to which the foregoing elements are connected. The statistical multiplex controller 5 is further provided with an interface 54 for performing transmission and reception of data with each of the image encoders 2_i and the information encoder 4. The statistical multiplex controller 5 is set to receive the bit rate R_d of the encoded information signal Std from the data transmission commander 65, and to receive the encoding difficulties D_i from each of the image encoders 2_i , via the interface 54. In addition, the statistical multiplex controller 5 is set to transmit the bit rates R_i of the

encoded image signals St_i to each of the image encoders $2i$.

Fig. 6 is a block diagram showing an example of a schematic structure of the information encoder 4. The information encoder 4 is provided with a preprocessor 41 for the auxiliary data S_d being inputted to and performing a predetermined preprocessing, an encoder 42 for encoding output data of the preprocessor 41 to output the encoded data as the encoded information signal Std , and an encode controller 43 for controlling the encoding process in the encoder 42. In the preprocessor 41, the data indicating the amount of information of the inputted auxiliary data S_d is outputted to the encode controller 43. In the encode controller 43, the target value P of the bit rate of the encoded information signal Std to be outputted from the encoder 42 is calculated on the basis of the amount data of information that is inputted from the preprocessor 41, so as to be transmitted to the statistical multiplex controller 5. Furthermore, the encode controller 43 is set to receive the bit rate R_d that is sent from the statistical multiplex controller 5, so as to control the output of the encoder 42 on the basis of the bit rate R_d .

Fig. 7 is a block diagram showing a detailed structure of the image encoder $2i$. The image encoder $2i$ is provided with: a preprocessor 11 precedent to an encoder for the programs S_i being inputted to and performing preprocessing and the like for encoding with compression; an FIFO memory 12 for outputting output data of the preprocessor 11 precedent to the encoder by delaying for predetermined time; an encoder 13 for inputting output data of the FIFO memory 12 to compressively encode

the output data by an image encoding method corresponding to a picture type for every picture so as to output the encoded image signals St_i ; a movement detecting circuit 14 for detecting a movement vector in accordance with output data of the preprocessor 11 precedent to the encoder so as to transmit the movement vector to the encoder 13; and an encode controller 15 for controlling the encoder 13 based upon intra-AC data Sa_i outputted from the preprocessor 11 precedent to the encoder and ME residual data Sz_i outputted from the movement detecting circuit 14. Note that the ME residual is the sum of absolute values or the sum of squares of movement predictive errors for the overall picture. The ME residual data Sz_i is data for obtaining the ME residual.

The preprocessor 11 precedent to the encoder is provided with: an image rearranging circuit 21 for the programs Si being inputted to and rearranging the order of pictures (I pictures, P pictures and B pictures) in accordance with the order of encoding; a scan-converting and macroblocking circuit 22 for output data of the image rearranging circuit 21 being inputted to, determining whether the inputted data has a frame structure or a field structure, and performing scan-conversion in accordance with the result of the determination and macroblocking composed of 16 by 16 pixels; and an intra-AC operational circuit 23 for output data of the scan-converting and macroblocking circuit 22 being inputted to, calculating an intra-AC in the I picture so as to transmit the intra-AC data Sa_i to the encode controller 15 and so as to transmit the output data of the scan-converting and macroblocking circuit 22 to the

FIFO memory 12 and the movement detecting circuit 14. The intra-AC is, in the I picture, defined as the sum of absolute values of differences between pixel values of each pixel in 8· by 8·pixel DCT (discrete cosine transformation) blocks and an average value of pixel values in the DCT blocks. It can be said that the intra-AC indicates the complexity of the picture.

The encoder 13 is provided with: a subtraction circuit 31 for obtaining the difference between the output data of the FIFO memory 12 and the predictive image data; a DCT circuit 32 for performing DCT for the output data of the subtraction circuit 31 in DCT block units so as to output a DCT coefficient; a quantizing circuit 33 for quantizing the output data of the DCT circuit 32; a variable-length encoding circuit 34 for variable-length encoding the output data of the quantizing circuit 33; a buffer memory 35 for temporarily storing the output data of the variable-length encoding circuit 34 so as to output the data as the encoded image signals St_i composed of bit streams; an inverse-quantizing circuit 36 for inversely quantizing the output data of the quantizing circuit 33; an inverse-DCT circuit 37 for performing inverse DCT for output data of the inverse-quantizing circuit 36; an addition circuit 38 for adding the output data of the inverse-DCT circuit 37 and the predictive image data so as to output; and a movement compensation circuit 39 for storing the output data of the addition circuit 38 to perform movement compensation in accordance with the movement vector transmitted from the movement detecting circuit 14 so as to output the predictive image data to the

subtraction circuit 31 and the addition circuit 38.

The movement detecting circuit 14 searches for an interest macroblock in a picture which should be an object to be compressively encoded and a macroblock of which the sum of absolute values or the sum of squares of the difference of the pixel value from the interest macroblock in the picture to be referred to becomes minimum based upon the output data of the preprocessor 11 precedent to the encoder, so as to detect the movement vector and transmit the same to the movement compensation circuit 39. On the other hand, when obtaining the movement vector, the movement detecting circuit 14 transmits the sum of absolute values or the sum of squares of the differences of the pixel values between macroblocks in which the difference has become minimum, as the ME residual data S_{zi} to the encode controller 15.

The encode controller 15 is provided with: an ME residual calculator 24 for calculating the ME residual which is a value of addition of the ME residual data S_{zi} from the movement detecting circuit 14 throughout the picture; and an encoding difficulty calculator 25 for calculating the encoding difficulty D_i , which indicates the encoding difficulty in encoding the picture, based upon the ME residual calculated by the ME residual calculator 24 and the intra-AC data S_{ai} from the intra-AC operational circuit 23, so as to transmit the encoding difficulty D_i to the statistical multiplex controller 5. Moreover, the encode controller 15 is provided with a quantization index determiner 26 for determining a quantization index corresponding to a quantization characteristic value in

the quantizing circuit 33 in such a manner to be a bit rate R_i which is determined by the statistical multiplex controller 5 based upon the encoding difficulty D_i calculated by the encoding difficulty calculator 25 so as to transmit the quantization index to the quantizing circuit 33.

Now, the encoding difficulty will be described. The encoding difficulty indicates difficulty in encoding the picture, which can be translated into a ratio of a quantity of data required to maintain the same image quality. A variety of methods may be employed to express the encoding difficulty numerically. In the present embodiment, the encoding difficulty is obtained through the use of the intra-AC as for the I picture, and the encoding difficulty is obtained through the use of the ME residual as for the P picture and the B picture. As described above, the intra-AC indicates the complexity of the picture, and the ME residual indicates the velocity of movement of video and the complexity of the picture. Since the above-mentioned factors have a strong correlation with the difficulty in encoding, the encoding difficulty can be calculated by using, for example, a linear function having the foregoing factors as variables.

Next, the basic operation of the statistical multiplex system 1 shown in Fig. 4 will be described. Fig. 8 is an illustration showing bit rates assigned to the encoded information signal Std and each of the encoded image signals Sti in the statistical multiplex system 1 shown in Fig. 4. In Fig. 8, the vertical axis indicates the bit rates assigned to each of the programs Si and the auxiliary data Sd and the horizontal axis indicates time. Incidentally, in Fig. 8, for the sake of simplicity, only four types are

shown as the programs S_i .

In the present embodiment, the bit rate R_d to be assigned to the encoded information signal S_{td} is determined first, and the assignment to the encoded image signals ST_1 to ST_4 is performed within the range of remaining bit rate T_1 according to the statistical multiplexing technique. To be concrete, the data transmission commander 65, first of all, determines the bit rate R_d to be assigned to the encoded information signal S_{td} based upon the target value P of the bit rate and the data remaining condition F of the FIFO memory 61 for information which are mentioned above. Subsequently, the statistical multiplex controller 5 performs subtraction of the bit rate R_d assigned to the encoded information signal S_{td} from the gross bit rates (transmitting capacity) T_0 that can be transmitted. Setting the remainder of the subtraction ($T_0 - R_d$) as a reference value T_1 for image, the statistical multiplex controller 5 performs the assignment of the bit rates R_i to each of the encoded image signals ST_1 to ST_4 within the range of the reference value T_1 for image according to the statistical multiplexing technique. Hereinafter, the operation of the statistical multiplex system 1 will be described in detail.

The auxiliary data S_d including the EPG is inputted into the information encoder 4, and each of the programs S_i is inputted into each of the image encoders 2_i . In the information encoder 4, the target value P of the bit rate is set based upon the auxiliary data that is inputted, so that the information encoder 4 transmits the target value P to the data transmission commander 65. On the other hand, in the image encoder 2_i ,

the encode controller 15 calculates the encoding difficulty D_i based upon the program S_i that is inputted, so that the image encoder 2i transmits the encoding difficulty D_i to the statistical multiplex controller 5.

Fig. 9 is a flow chart showing the processing which the data transmission commander 65 carries out. First of all, the data transmission commander 65 checks the target value P of the bit rate that is outputted from the information encoder 4 (step S10), and subsequently checks the data remaining condition F of the FIFO memory 61 for information (step S12). After that, based upon the target value P of the bit rate transmitted from the information encoder 4 and the data remaining condition F of the FIFO memory 61 for information, the data transmission commander 65 determines the bit rate R_d of the encoded information signal Std to be outputted by the information encoder 4 (step S14) in order not to cause the overflow or the like of the FIFO memory 61 for information, and notifies the information encoder 4 of the bit rate R_d (step S16). Subsequently, the data transmission commander 65 notifies the statistical multiplex controller 5 of the bit rate R_d of the encoded information signal Std (step S18). Through the processing shown in Fig. 9, the bit rate R_d of the encoded information signal Std of the information encoder 4 is set.

Fig. 10 is a flow chart showing the processing which the statistical multiplex controller 5 carries out. The statistical multiplex controller 5, to begin with, sets the remainder after subtracting the bit rate R_d of the encoded information signal Std that is transmitted from the data transmission commander 65 from the transmitting capacity T_0 as the

reference value $T1$ for image (step S100). Subsequently, by using the statistical multiplexing technique, based upon the encoding difficulties D_i which are inputted from each of the image encoders 2_i , the statistical multiplex controller 5 respectively calculates temporary bit rates TR_i as temporary target values of the bit rates to be set for each of the image encoders 2_i (step S102). In this case, the temporary bit rates TR_i are calculated by using an arithmetic equation that represents a correspondence of the encoding difficulties D_i to the temporary bit rates TR_i .

Subsequently, the statistical multiplex controller 5 makes a judgment on whether the sum of the temporary bit rates TR_i that are set for each of the image encoders 2_i is larger or smaller than the reference value $T1$ for image (step S104). In a case where the sum of the temporary bit rates TR_i is larger than the reference value $T1$ for image (Y at the step S104), each of the temporary bit rates TR_i is revised downward so that the sum thereof becomes smaller than or equal to the reference value $T1$ for image, so as to be taken as the final bit rates R_i (step S106). On the other hand, in a case where the sum of the temporary bit rates TR_i is smaller than or equal to the reference value $T1$ for image (N at the step S104), the temporary bit rates TR_i of the encoded image signals St_i are revised upward so that the sum thereof becomes as large as possible within the range of the reference value $T1$ for image (more specifically, so that the sum becomes equal to or slightly smaller than the reference value $T1$ for image), so as to be taken as the final bit rates R_i (step S108). Then, the bit rates R_i

of the encoded image signals St_i that are set at the steps S106 or S108 are transmitted to each of the image encoders 2_i (step S110). Through the processing shown in Fig. 10, the bit rates R_i of the encoded image signals St_i for each of the image encoders 2_i are set.

In the information encoder 4, the encode controller 43 receives the bit rate R_d from the data transmission commander 65, so as to control the encoding process in the encoder 42 according to the bit rate R_d . The encoder 42 encodes the auxiliary data S_d at the bit rate R_d instructed by the encode controller 43, so as to output the encoded information signal Std to the multiplexing apparatus 6. In the image encoder 2_i , the encode controller 15 receives the bit rate R_i from the statistical multiplex controller 5, so as to control the encoding process in the encoder 13 according to the bit rate R_i . The encoder 13 compressively encodes the program S_i at the bit rate R_i instructed by the encode controller 15, so as to output the encoded image signal St_i to the multiplexing apparatus 6. The multiplexing apparatus 6 generates multiplexed data SM by multiplexing the encoded information signal Std transmitted from the information encoder 4 and the encoded image signals St_i transmitted from each of the image encoders 2_i , so as to output the multiplexed data SM to the transmission channel.

As described above, according to the statistical multiplex system of the present embodiment, the bit rate R_d to be assigned to the information encoder 4 is set with priority, and the assignment of the bit rates R_i to each of the image encoders 2_i is performed based upon the bit rate R_d . As a

result, in a case where the auxiliary data Sd that should be transmitted is relatively littler, that much more bit rates can be assigned to each of the image encoders 2i. Consequently, the assignment of the bit rates without waste can be performed, being able to contribute to the improvement of the image quality.

Additionally, the data transmission commander 65 is made to control the output of the information encoder 4 according to the data remaining condition of the FIFO memory 61 for information, so that the overflow of the FIFO memory 61 for information or the like can be prevented.

Incidentally, although the data transmission commander 65 is made to control the information encoder 4 in the above-mentioned embodiment, the statistical multiplex controller 5 may be, as shown in Fig. 11, made to directly control the information encoder 4 without providing the data transmission commander 65. In such a configuration, processing time can be accelerated, so that more efficient encoding and transmission of information becomes possible.

While the present invention has been, up to this point, described with the embodiment given, the present invention is not limited to the above embodiment, and many variations are possible. For example, although the information encoder 4 is sole in the above embodiment, two or more information encoders may be provided. Furthermore, the encoder 42 in the information encoder 4 may convert the auxiliary data Sd into a transport stream so as to output the auxiliary data Sd.

Furthermore, although the statistical multiplex controller 5 and the data transmission commander 65 are set to carry out the processes shown in Figs. 9 and 10, other devices may be set to carry out the processes. Furthermore, the image encoders 2i, the statistical multiplex controller 5, the information encoder 4 and the multiplexing apparatus 6 may have different configurations from the configurations illustrated in Figs. 4 to 7. Moreover, the auxiliary data to be encoded by the information encoder 4 is not limited to the EPG or the Internet information, and may be other data.

As described above, according to the statistical multiplex system of the invention, the statistical multiplex controller of the invention, and the method of statistical multiplex of the invention, after setting the code rate for the information encoding means, the code rates for the image encoding means are set based upon the code rate for the information encoding means. As a result, in a case where the auxiliary data that should be transmitted is littler, that much more code rates can be assigned to the program data. Consequently, the assignment of the code rates can be performed efficiently, being able to improve the image quality.

Especially, according to the statistical multiplex system of one aspect of the invention, the statistical multiplex controller of one aspect of the invention, and the method of statistical multiplex of one aspect of the invention, the statistical multiplex control means determines an image reference value by subtracting the code rate for the information encoding means from a gross code rate permissible, and assigns the code rates to each of the image encoding means within a limit of the image reference

value. Consequently, without causing the overflow of the transmission channel or the like, the assignment of the code rates to the image encoding means can be performed efficiently.

Additionally, according to the statistical multiplex system of another aspect of the invention, the statistical multiplex controller of another aspect of the invention, and the method of statistical multiplex of another aspect of the invention, temporary code rates are set for each of the image encoding means, and the temporary code rates are revised so that the sum of the temporary code rates comes close to the image reference value. Consequently, within the limit of the reference value for image, the assignment of the code rates can be performed without waste.

Moreover, according to the statistical multiplex system of still another aspect of the invention, the code rate to be outputted by the information encoding means is made to be determined based upon the data remaining condition of the memory. Consequently, the overflow of the memory or the like can be prevented.

Obviously many modifications and variations of the present invention are possible in the light of the above teachings. It is therefore to be understood that within the scope of the appended claims the invention may be practiced otherwise than as specifically described.